

Drawing Package Supplement

to

ASTEROIDS DELUXE™

CABARET

Operation, Maintenance and Service Manual

Contents of this Drawing Package

Game Wiring Diagram, Coin Door and Power Supply
Microprocessor
Sheet 1, Side A
Switch Inputs, Coin Counter, LED and Audio Outputs
Sheet 2, Side B

NOTICE TO ALL PERSONS RECEIVING THIS DRAWING CONFIDENTIAL: Reproduction forbidden without the specific written permission of Atari, Inc., Sunnyvale, CA. This drawing is only conditionally issued, and neither receipt nor possession thereof confers or transfers any right in, or license to use, the subject matter of the drawing or any design or technical information shown thereon, nor any right to reproduce this drawing or any part thereof. Except for manufacture by vendors of Atari, Inc., and for manufacture under the corporation's written license, no right to reproduce this drawing is granted or the subject matter thereof unless by written agreement with or written permission from the corporation.



ASTEROIDS DELUXE™/CABARET WIRING DIAGRAM (036896-01 A) WIRING DIAGRAM I INTERNATIONAL 035887 - 01 & DOMESTIC 036352-01 ASTEROIDS DELUXE MAIN PCB 036471 -XX GND - SENSE + SENSE + 5V AUDIO 2 AUDIO I Βυ 36 VAC X GND Y GND DIAG STEP ZGND XOUT YOUT ZOUT +5V START 2 (LED) w/aR START I (N.O.) WIOR START 2 (N.O.) FIRE W/Y W/V W/V THRUST WIGH (W/GN ROTATE RIGHT WIBU _W/54 || 1 6N 12 SHIELDS COINC IN.O. COIN R (N.O.) SELF TEST SLAM BK (L. COIN (CNTR) BUIBK R/GN R. COIN (CNTR) 4 SNIBK RIGN C. COIN (CNTR) RIGN BU/BK ORIW GN/BK 1 V/BK 17 OR/W Βυ TEST A

REGULATOR/AUDIO I PCB SCHEMATIC (034485-03 A)

Regulator/Audio I PCB

The Regulator/Audio I PCB has the dual functions of regulating the +5 VDC logic power to the game PCB and amplifying the audio from the game PCB.

Regulator Circuit

The regulator consists of voltage regulator Q1, current source power transistor Q3 and Q3's bias transistor Q2. The regulator accurately regulates the logic power input to the game PCB by monitoring the voltage through high-impedance inputs + SENSE and - SENSE. The inputs are directly from the +5 VDC and ground inputs to the game PCB. Therefore, the regulator regulates the voltage on the game PCB. This eliminates a reduced voltage due to IR buildup on the wire harness between the regulator and the game PCB. Variable resistor R8 is adjusted for the +5 VDC on the game PCB will remain constant at this voltage.

Regulator Adjustment

DIAGRAM (036352-01

BN GY/BN

BN/W BU

GY/BU

BU/W

10.6 VOC

10.6 YDC

10.6 VDC

60 VAC CT

60 VAC CT

GND GND


- 1. Connect a voltmeter between +5 V and GND test points of the game PCB.
- 2. Adjust variable resistor R8 on the Regulator/Audio I PCB for +5 VDC reading on the voltmeter.
- 3. Connect a voltmeter between +5 V REG and GND on the Regulator/Audio I PCB. Voltage reading must not be greater than +5.5 VDC. If greater, try cleaning edge connectors on both the game PCB and the Regulator/Audio I PCB.
- 4. If cleaning PCB edge connectors doesn't decrease voltage difference, connect minus lead of voltmeter to GND test point of Regulator/Audio I PCB and plus lead to GND test point of game PCB. Note the voltage.


to GND test point of game PCB. Note the voltage.


Now connect minus lead of voltmeter to +5 REG test point on Regulator/Audio I PCB and plus lead to +5 V test point on game PCB. From this you can see which harness circuit is dropping the voltage. Troubleshoot the appropriate harness wire or harness connector.


Audio Circuit


The audio circuit contains two independent audio amplifiers. Each amplifier consists of a TDA2002AV amplifier with a gain of ten.

















Sheet 2, Side A DP-173-02 1st printing

operations.

from latch D8 tells the ROM which state was last performed.

The address A7 input \overline{GO} tells the ROM that the position

counters are presently drawing a vector. The HALT input to A7

During initial power-up of the game, the HALT signal is pre-

set low. The microcomputer reads the high HALT signal

through its switch input port (sel/mux L10) on data line DB7.

This tells the microcomputer that the vector generator is

halted and waiting for an instruction. To ensure that the beam

is off when the state machine is halted, the high HALT, clocked

through latch D8, results in a low BLANK to the Z-axis output.

machine. The A4 thru A6 address input to ROM C8 tells the the GO, GO and GO* signals. When STOP is clocked through

ROM which instructions to perform. Address inputs A0 thru A3 A9, the vector timer has reached its maximum count, and GO

tells the ROM that the vector generator has completed its clock signal from the microcomputer. This is the same fre-

VMEM goes high.

goes high. This means the vector has been drawn.

The VGCK input to the clock circuitry is a buffered 1.5-MHz

quency used to clock the MPU of the microcomputer. The

signal clocks latch D8 unless the microcomputer is addressing

the vector RAM or ROM memories (when VMEM goes low).

Then the clock input to latch D8 goes high and stays high until

down/up counters is a tion of the beat left side of the Increasing or beam to move state machine pable of using one of two wather than the state means to move the state means one of two wather than the state means to move the state means to move the state means the stat

The vector timer consists of multiplexer F5, decoder E6, latch M6,

adder M5, and counters B6, C6, and D6. M6 contains a scale factor

which is added in M5 to the four timer signals. If TIMER0 thru

TIMER3 inputs are any state but all high, decoder E6 directly

decodes the sum and loads the decoded low into one of the count-

ers. When GO goes low, the counters count from the loaded count

until the counters all reach their maximum count. This count is a

maximum length of 1024. At this time STOP goes low and clears the


If the TIMER signals are all high, ALPHANUM goes low and data

signals DVX11 and DVY11 are decoded by decoder E6. This is added

GO flip-flop of the state machine.

to the scale factor and loaded into the counters.

The state m number from "jump" to a no for drawing a the previous v position, the b appearing on t the state gene



owing description discusses only the X-position counters. X-position counters contain rate multipliers (J8 and K8), counters (C9, D9 and E9), multiplexers (C10, D/E10, E10), latch nd associated gates (B8 and H10). The output of the down/up s is a 12-bit binary number that represents the horizontal locahe beam on the monitor screen (or X axis), with 0 being the far of the screen and 1023 being the far right side of the screen. ng or decreasing this binary number output will cause the move to the right or left, respectively. The vector generator achine decodes instructions from its memory, and then is causing that data to alter the binary count of these counters in

wo ways.

tate machine can preset these counters to an entirely different from their previous contents. This will cause the beam to to a new location on the monitor screen instantaneously, i.e., ring a new vector from a different starting position than where rious vector ended. While the beam is "jumping" to this new , the beam itself is turned off to prevent unwanted lines from ng on the screen. To preset this new position into the counters, e generator causes LDSTROBE to go low. At this time, a new

The state machine can also instruct these counters to count up or down any specific number of counts. This will cause the beam to move to the left or to the right a specific distance relative to where it was. During this beam movement, the beam is turned on with the desired intensity. This is the procedure used to draw a vector on the monitor screen. The direction (to the left or right) and length (0 to 1023) of the vector to be drawn relative to the beam's current position is determined by DVX0-11 (from the vector generator memory data latches). This data contains information that determines how many clock pulses the counters will receive and whether the counters will count

DVX0-9 memory data is loaded into rate multipliers J8 and K8. The function of these devices is to space the desired number of counter clock pulses at equal intervals over the time period that it will take to draw the desired vector. This insures that vectors of different lengths will still be displayed with the same relative beam intensity. DVX10 and 11 are loaded directly into the counters. DVX10 determines whether the counters count up or down. DVX11 determines the quadrant of the vector being drawn.

analog converter signals) are transferred and stored at the output of the multiplexers on each rising edge of the 6-MHz clock (from the microcomputer clock circuitry). The DACX1 thru DACX10 signals are sent to the digital-to-analog converters (DACs) in the X video output.

The DACX1 and DACX10 outputs represent the physical placement of the beam on the monitor. The far left of the monitor screen is 0, the center is 512, and the far right is 1023. Therefore, if the DACX1 thru DACX10 signal was greater than 1023, the monitor beam would go off the right side of the screen and start again on the left side of the screen, a "wraparound" condition. To prevent a wraparound, the multiplexers' select input from UNMDACX11 goes high when the count is greater than 1023 or less than 0. This selects UNMDACX12 to be output from the multiplexers to the DACs, forcing all zeros or all ones, and thus keeping the beam on the appropriate side on the screen, instead of allowing it to wraparound.

The XVLD and YVLD (X and Y valid) outputs from the X- and Y-position counter multiplexers are latched (F10) and gated together to enable the Z axis output, BVLD (beam valid).


NOTICE TO ALL PERSONS RECEIVING THIS DRAWING CONFIDENTIAL: Reproduction forbidden without the specific written permission of Atari, Inc., Sunnyvale, CA. This drawing is only conditionally issued, and neither receipt nor possession thereof confers or transfers any right in, or license to use, the subject matter of the drawing or any design or technical information shown thereon, nor any right to reproduce this drawing or any part thereof. Except for manufacture by vendors of Atari, Inc., and for manufacture under the corporation's written license, no right to reproduce this drawing is granted or the subject matter thereof unless by written agreement with or written permission from the corporation.




Sheet 2, Side A **ASTEROIDS DELUXE™ Video Generator** Section of 036471-01 and -02

INPUTS

PLAYER INPUT CIRCUITRY






DIAG STEP (diagnostic step), 3 KHz, SELF-TEST SLAM, HALT, FIRE, and SHIELDS inputs are read by the MPU when SINPO (switch input zero enable) is low. Switches to be read are selected by AB0 thru AB2 from the MPU. All inputs are read on DB7. Switch inputs are active when pulled to ground. DIAG STEP, 3 KHz, and SELF-TEST are signals read by the MPU to initiate and control the game's self-test procedure. SLAM is a signal read by the MPU to indicate the status of the anti-slam switch mounted on the coin door. The MPU reads HALT to determine the state of the vector generator.

The coin door and some control panel switches are read by the MPU when SINP1 (switch input one enable) is low. Switches to be read are selected by AB0 thru AB2 from the MPU. All inputs are read on data line DB7. Switch inputs are "on" when pulled to ground.

OPTIONS INPUT CIRCUITRY



The game option switches are read by the MPU when OPTS (option switch enable) is low. Switch toggles to be read are selected by ABO and AB1 from the MPU. Switch toggles 1, 3, 5 and 7 are read on data line DBO and toggles 2, 4, 6 and 8 are read on DB1. Toggle inputs are "on" when pulled to ground.

Denotes a test point


VIDEO INVERTER


The x- and y-video inverter circuits are identical; therefore, only the x-video inverter circuit is explained. For invertered video operation, pin 19 is grounded which turns on transistor Q13 and turns off transistor Q12. In this state INV is \pm 8.2 VDC and NONINV is \pm 8.2 VDC.


For a noninverted video output, pin 19 is unconnected and floats. In cocktail games, pins 19 and 7 are shorted and have a potential of +5 VDC. This causes transistor Q13 to be cut off and transistor Q12 to be turned on. INV is then -8.2 VDC and NONINV is approximately + 8.2 VDC.

In upright games, only the x-video inverter is used. In cocktail games both x- and y-video inverters are used, and in cabaret games video inversion is not necessary, so neither is used.


OUTPUTS









R8 and P8 generate random noise. This noise is filtered by P11 and produces the rumble sound heard when the ship is thrusting.




a test point





is heard
Noise is
termined
XPITCH0
he samplof the exmplitudeXPAUD0-



VIDEO OUTPUTS







This circuit consists of coin counter drivers Q8, Q9, Q10 and data latch M10, clocked by the microcomputer's address decoder. When the input to a driver is clocked high, its collector goes low, grounding the return of the coin counter in the coin door. When START1 or START2 is clocked low, it grounds the START LEDs in the control panel.

The video-output circuit consists of three individual circuits: X-axis, Y-axis, and Z-axis. The X-axis and Y-axis video-output circuits each consist of a digital-to-analog converter (DAC), current-to-voltage converter, two sample and holds, and amplifier. The Z-axis video-output circuit consists of a shift register and a summer.

X and Y Outputs

The DACs (D11 and B11) each receive binary numbers from the vector generator's position counter outputs. These numbers represent the location of the beam on the monitor. For the non-inverted X axis, the numbers range from 0 to 1023, where 0 is at the far left of the monitor screen, 512 is at the center, and 1023 is at the far right. For the non-inverted Y axis, the numbers range from 128 to 996, where 128 is at the bottom of the monitor screen, 512 is at the center, and 996 is at the top. When the X axis and Y axis are inverted, the monitor picture is turned upside down. This is used for a two-player cocktail game.

The DACs convert these binary number inputs to current outputs. The DACs' current outputs are applied to the pin-6 inputs of current-to-voltage converters C12 and A12.

From the current-to-voltage converters, the signal is fed to two sample-and-hold circuits: One is non-inverted and the other is inverted. The non-inverted sample and hold consists of one stage of analog switch D12 and capacitor C89 for the X axis, and B12 and C109 for the Y axis. The inverting sample and hold consists of inverter E12, one stage of analog switch D12, and capacitor C88 for the X axis and B/C12, B12 and C110 for the Y axis.

The sample-and-hold circuits are controlled by SHCON (sample and hold control). SHCON is derived by gating 3 MHz from the microcomputer clock circuitry and VGCK* from the vector generator's state generator. The result of these inputs insures that the non-inverted and inverted analog signals that are applied to the analog switches have sufficiently stabilized before being applied to the sample-and-hold capacitors.


The output swing of SHCON is -8 to +8 VDC. When SHCON is high, the voltage charges or discharges the sample-and-hold capacitors to the X and Y analog voltage value. The voltages are then applied to the inputs of the second analog switch. These switches select either the non-inverted or inverted X-axis and Y-axis outputs. The outputs are then amplified by the second stages of C12 and A12 for an impedance-matched output to the X and Y inputs to the monitor. Since the monitor doesn't have field-adjustable X and Y gains, the gains are adjustable by variable resistors R120 and R126.

Z Output

The Z-axis video output receives six inputs. BVLD (beam valid), from the output of the vector generator's position counters, tells the Z axis to draw the line. BLANK (vector line blank), from the vector generator's state machine, tells the Z axis to stop drawing a line. SCALE0 thru SCALE3 (grey-level shading scale), from the output of the vector generator's data latch, tells the Z axis the grey-level shading of the line that is being drawn on the monitor.

When BVLD and BLANK are both high, a high is clocked through shift register K9 that turns transistor Q3 off. This allows the scale inputs to be passed through transistor Q2. When BLANK goes low, a low is clocked through K9, transistor Q3 turns on, and the signal is grounded at the base of transistor Q2.

The scale inputs at the base of transistor Q1 determine Q1's emitter voltage, during the line draw period. The SCALE0 thru SCALE3 resistors R36 thru R39, resistor R35, and resistor R40 result in a range of about + 1.0 VDC when all are low and + 4.0 VDC when all are high. The emitter of Q1 follows at about + 1.7 to 4.7 VDC, while the emitter of transistor Q2 follows at about + 1.0 to 4.0 VDC. This output is applied to the Z input of the monitor. Since there are brightness and contrast controls in the monitor, there are no adjustments in this circuit.



NOTICE TO ALL PERSONS RECEIVING THIS DRAWING CONFIDENTIAL: Reproduction forbidden without the specific written permission of Atari, Inc., Sunnyvale, CA. This drawing is only conditionally issued, and neither receipt nor possession thereof confers or transfers any right in, or license to use, the subject matter of the drawing or any design or technical information shown thereon, nor any right to reproduce this drawing or any part thereof. Except for manufacture by vendors of Atari, Inc., and for manufacture under the corporation's written license, no right to reproduce this drawing is granted or the subject matter thereof unless by written agreement with or written permission from the corporation.



Sheet 2, Side B

ASTEROIDS DELUXE™

Switch Inputs, Coin Counter,

LED and Audio Outputs